Name		Name	Last commit message	Last commit date
Project_1		Project_1
Project_2_Blocks		Project_2_Blocks
Project_2_CPU_TOP_only		Project_2_CPU_TOP_only
EE_361_final_project_report.pdf		EE_361_final_project_report.pdf
README.md		README.md
datapath.png		datapath.png

Repository files navigation

myHDL-project

This is a simple CPU using myHDL package in python. King abdulaziz university

CPU datapath

About

This is a simple CPU using myHDL package.

assebly cpu myhdl myhdl-models python verilog

1 star

1 watching

Report repository

Releases

Packages

Contributors

Languages