Share SPI target resource infrastructure - #3218
Merged
Merged
Conversation
floitsch
force-pushed
the
floitsch/spi.20-buffer-target
branch
from
September 12, 2026 23:16
a583803 to
4d9a66f
Compare
An error occurred while trying to automatically change base from
floitsch/spi.20-buffer-target
to
floitsch/spi.10-target
September 13, 2026 01:18
floitsch
force-pushed
the
floitsch/spi.25-target-resource-refactor
branch
from
September 13, 2026 22:17
58e6d66 to
0f92dcf
Compare
floitsch
changed the base branch from
floitsch/spi.20-buffer-target
to
master
September 13, 2026 22:17
floitsch
enabled auto-merge (squash)
September 13, 2026 22:24
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
1 participant
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
Regular and buffered SPI targets duplicate host, GPIO, event-queue, driver-configuration, and teardown ownership. Introduce a shared native base that owns these resources and centralizes configuration and bounded teardown. Each target mode retains its separate transaction state machine and ISR behavior. There are no public Toit API changes.
Rebased directly onto master after #3160 and the async I2C/SPI refactoring merged. This PR contains only the SPI target resource refactor, preserving master's feature guards and controller lifecycle implementation.
Validation on the rebased commit:
git diff --checkpassed.